Hardware Guide
The STM32H7 is an excellent match for image classification with TFLite Micro. 1024 KB SRAM delivers 8.0x the 128 KB minimum while 480 MHz processes 150 KB models in real time. DSP extensions and double-precision FPU accelerate inference.
| Spec | STM32H7 |
|---|---|
| Processor | ARM Cortex-M7 @ 480 MHz |
| SRAM | 1024 KB |
| Flash | 2 MB |
| Key Features | Double-precision FPU, L1 cache (16 KB I + 16 KB D), JPEG codec, Chrom-ART Accelerator (DMA2D) |
| Connectivity | Ethernet, USB OTG HS/FS |
| Price Range | $8 - $20 (chip), $30 - $80 (dev board) |
The STM32H7's 1024 KB SRAM provides 8.0x the 128 KB minimum for image classification. This generous headroom means the 150 KB model tensor arena, sensor input buffers, and application logic (camera polling, Ethernet stack, state management) all fit without contention. The remaining 649 KB after model allocation supports complex application features. For firmware and model storage, the 2 MB flash comfortably houses the TFLite Micro runtime, the 150 KB model binary, application firmware, and OTA update partitions for field upgrades. Flash usage is well within budget for this configuration. The STM32H7 at 480 MHz with double-precision FPU and ART accelerator is among the highest-performance Cortex-M MCUs in ST's lineup. Its 1 MB SRAM accommodates models that smaller MCUs cannot fit in memory. Dual-bank flash enables safe OTA firmware updates during operation. For image classification, connect a camera module (e.g., OV2640 via DVP/SPI) via SPI to the STM32H7. The camera interface supports QVGA (320×240) or lower resolution for on-device inference. Downsample to the model's input size (typically 48×48 to 96×96 pixels) before feeding the neural network. TFLite Micro's static memory allocation model maps well to the STM32H7's memory architecture — define a fixed tensor arena at compile time with no runtime heap fragmentation risk. The framework's operator coverage supports convolutional, depthwise-separable, and pooling layers needed for image classification. Model conversion uses the standard TFLite converter with int8 post-training quantization. At $8-20 per chip ($30-80 for dev boards), the STM32H7 offers strong value for image classification deployments. 22 PlatformIO-listed boards provide decent hardware selection. Key STM32H7 features for this workload: Double-precision FPU, L1 cache (16 KB I + 16 KB D), JPEG codec, Chrom-ART Accelerator (DMA2D).
Set up STM32H7 development environment
Install STM32CubeIDE with the latest STM32Cube firmware package. Create a project targeting the STM32H7 and verify basic functionality (blink LED, serial output). For TFLite Micro, clone the framework repository and add it as a library dependency. Ensure the toolchain supports C++11 or later for the ML runtime.
Collect camera training data
Connect a camera module (e.g., OV2640 via DVP/SPI) to the STM32H7. Write a data logging sketch that captures camera readings at the target sample rate and outputs via serial/SD card. Collect 1000+ labeled samples across all classes. Capture images at the model input resolution (96×96 or lower).
Train and quantize model for TFLite Micro
Build a quantized MobileNetV2 or EfficientNet-Lite in TensorFlow or PyTorch. Apply int8 post-training quantization — this typically reduces model size by 4x with minimal accuracy loss. Convert to .tflite and generate a C array (xxd -i model.tflite > model_data.h). Target model size: under 150 KB to fit the STM32H7's 1024 KB SRAM with room for application code.
Deploy and validate on STM32H7
Include the TFLite Micro runtime and compiled model in your STMicroelectronics project. Allocate a tensor arena of 225-375 KB in a static buffer. Run inference on live camera data and compare predictions against your test set. Log results to serial for desktop validation. Measure inference latency and peak RAM usage to verify they meet application requirements.
Espressif xtensa-lx7 at 240 MHz with 512 KB SRAM. $3-8 per chip. Compared to STM32H7: less RAM but lower cost, cheaper. Excellent rated.
STMicroelectronics cortex-m7 at 216 MHz with 512 KB SRAM. $8-15 per chip. Compared to STM32H7: less RAM but lower cost. Excellent rated.
NXP cortex-m7 at 600 MHz with 1024 KB SRAM. $6-12 per chip. Compared to STM32H7: cheaper. Excellent rated.
Design classification pipelines from camera input to edge inference — compile to firmware with ForestHub's visual workflow builder.
Get Started Free