Hardware Guide
STM32H7 for People Counting with CMSIS-NN
For people counting, the STM32H7 with CMSIS-NN scores Excellent. Its 1024 KB internal SRAM (5.3x the required 192 KB) and 480 MHz clock ensure smooth real-time inference on 200 KB models. Hardware DSP extensions boost throughput.
Published 2026-04-02
Hardware Specs
| Spec | STM32H7 |
|---|---|
| Processor | ARM Cortex-M7 @ 480 MHz |
| SRAM | 1024 KB |
| Flash | 2 MB |
| Key Features | Double-precision FPU, L1 cache (16 KB I + 16 KB D), JPEG codec, Chrom-ART Accelerator (DMA2D) |
| Connectivity | Ethernet, USB OTG HS/FS |
| Price Range | $8 - $20 (chip), $30 - $80 (dev board) |
Compatibility:
The STM32H7's 1024 KB SRAM provides 5.3x the 192 KB minimum for people counting. This generous headroom means the 200 KB model tensor arena, sensor input buffers, and application logic (camera polling, Ethernet stack, state management) all fit without contention. The remaining 524 KB after model allocation supports complex application features. Flash storage at 2 MB accommodates the CMSIS-NN runtime and 200 KB model. Space remains for firmware and basic OTA capability. The STM32H7 at 480 MHz with double-precision FPU and ART accelerator is among the highest-performance Cortex-M MCUs in ST's lineup. Its 1 MB SRAM accommodates models that smaller MCUs cannot fit in memory. Dual-bank flash enables safe OTA firmware updates during operation. For people counting, connect a camera module (e.g., OV2640 via DVP/SPI) via SPI to the STM32H7. The camera interface supports QVGA (320×240) or lower resolution for on-device inference. Downsample to the model's input size (typically 96×96 or 128×128 pixels) before feeding the neural network. CMSIS-NN provides ARM-optimized neural network kernels that leverage the STM32H7's DSP instructions and floating-point unit for maximum inference throughput on Cortex-M. The kernels are hand-optimized in assembly for critical operations (Conv2D, DepthwiseConv2D, FullyConnected). Combine with TFLite Micro's CMSIS-NN delegate for the best performance on ARM targets. At $8-20 per chip ($30-80 for dev boards), the STM32H7 offers strong value for people counting deployments. 22 PlatformIO-listed boards provide decent hardware selection. Key STM32H7 features for this workload: Double-precision FPU, L1 cache (16 KB I + 16 KB D), JPEG codec, Chrom-ART Accelerator (DMA2D).
Getting Started
- 1
Set up STM32H7 development environment
Install STM32CubeIDE with the latest STM32Cube firmware package. Create a project targeting the STM32H7 and verify basic functionality (blink LED, serial output). For CMSIS-NN, clone the framework repository and add it as a library dependency. Ensure the toolchain supports C++11 or later for the ML runtime.
- 2
Collect camera training data
Connect a camera module (e.g., OV2640 via DVP/SPI) to the STM32H7. Write a data logging sketch that captures camera readings at the target sample rate and outputs via serial/SD card. Collect 1000+ labeled samples across all classes. Capture images at the model input resolution (96×96 or lower).
- 3
Train model and prepare for CMSIS-NN deployment
Train a quantized MobileNet-SSD or YOLO-Tiny in TensorFlow/Keras. Apply int8 post-training quantization via the TFLite converter — this is essential for CMSIS-NN's optimized kernels. The quantized model should be under 200 KB. Use tflite_micro's CMSIS-NN delegate to automatically route operations to optimized ARM kernels on the STM32H7's cortex-m7 core.
- 4
Deploy and validate on STM32H7
Include the CMSIS-NN runtime and compiled model in your STMicroelectronics project. Allocate a tensor arena of 300-500 KB in a static buffer. Run inference on live camera data and compare predictions against your test set. Log results to serial for desktop validation. Measure inference latency and peak RAM usage to verify they meet application requirements.
Alternatives
i.MX RT1062 with CMSIS-NN
NXP cortex-m7 at 600 MHz with 1024 KB SRAM. $6-12 per chip. Compared to STM32H7: cheaper. Excellent rated.
STM32F7 with CMSIS-NN
STMicroelectronics cortex-m7 at 216 MHz with 512 KB SRAM. $8-15 per chip. Compared to STM32H7: less RAM but lower cost. Good rated.
STM32U5 with CMSIS-NN
STMicroelectronics cortex-m33 at 160 MHz with 786 KB SRAM. $6-15 per chip. Compared to STM32H7: cheaper. Good rated.
Explore More
FAQ
- How do I update the people counting model on STM32H7 in production?
- Without wireless connectivity, model updates require physical access via USB/JTAG. For field deployments, consider adding a wireless module or using an MCU with built-in connectivity. Always validate model integrity with a checksum before switching to the new version.
- What size people counting model fits on STM32H7?
- The STM32H7 has 1024 KB SRAM and 2 MB flash. A typical people counting model is 200 KB after int8 quantization. The tensor arena needs 300-400 KB at runtime. After model allocation, approximately 624 KB remains for application logic, sensor drivers, and Ethernet stack.
- Why choose CMSIS-NN over other frameworks for STM32H7?
- CMSIS-NN provides optimized inference on STM32H7's Cortex-M7 core. Its hand-optimized assembly kernels for Conv2D, DepthwiseConv2D, and FullyConnected operations are specifically tuned for Cortex-M architectures. The DSP instructions are utilized by CMSIS-NN's SIMD kernels for additional speedup. Use TFLite Micro with the CMSIS-NN delegate to combine broad operator support with ARM-optimized performance.
Orchestrate Vision AI Agents with ForestHub
Run detection on-device; ForestHub on your Linux edge gateway orchestrates the agents, ingests results over MQTT, and acts on the line — a deterministic, auditable graph.
Get Started Free