Hardware Guide
STM32U5 for Object Detection with CMSIS-NN
STMicroelectronics's STM32U5 is a solid choice for object detection using CMSIS-NN. The cortex-m33 core at 160 MHz with 786 KB SRAM accommodates 250 KB models with room for application logic. DSP extensions available.
Published 2026-04-02
Hardware Specs
| Spec | STM32U5 |
|---|---|
| Processor | ARM Cortex-M33 @ 160 MHz |
| SRAM | 786 KB |
| Flash | 2 MB |
| Key Features | Ultra-low-power (best-in-class Cortex-M33), TrustZone hardware security, Hardware crypto (AES/PKA/HASH), SMPS for power efficiency, Up to 2514 KB SRAM on U5A5/U5G9 variants |
| Connectivity | USB OTG HS |
| Price Range | $6 - $15 (chip), $20 - $50 (dev board) |
Compatibility:
At 786 KB SRAM, the STM32U5 delivers 3.1x the 256 KB minimum needed for object detection. The 250 KB quantized model fits in the tensor arena with enough remaining capacity for input buffers and core application logic. More demanding features (multi-sensor fusion, large protocol stacks) may require careful allocation planning. For firmware and model storage, the 2 MB flash accommodates the CMSIS-NN runtime and 250 KB model. Firmware size must be monitored — minimize library imports and strip debug symbols for production builds. The STM32U5 combines Cortex-M33 with TrustZone for secure ML inference and ultra-low power consumption. Its 786 KB SRAM is among the largest in low-power MCU families. The SMPS voltage regulator extends battery life in duty-cycled inference scenarios. Object Detection requires camera input. The STM32U5 lacks native peripheral support for some of these sensors, requiring external interface circuitry. A camera interface (DVP/DCMI) is not available — SPI-based camera modules may work but with reduced frame rates. Evaluate whether the peripheral gap justifies an alternative MCU with native support. CMSIS-NN provides ARM-optimized neural network kernels that leverage the STM32U5's DSP instructions and floating-point unit for maximum inference throughput on Cortex-M. The kernels are hand-optimized in assembly for critical operations (Conv2D, DepthwiseConv2D, FullyConnected). Combine with TFLite Micro's CMSIS-NN delegate for the best performance on ARM targets. At $6-15 per chip ($20-50 for dev boards), the STM32U5 is a reasonable investment for object detection deployments. Key STM32U5 features for this workload: Ultra-low-power (best-in-class Cortex-M33), TrustZone hardware security, Hardware crypto (AES/PKA/HASH), SMPS for power efficiency, Up to 2514 KB SRAM on U5A5/U5G9 variants.
Getting Started
- 1
Set up STM32U5 development environment
Install STM32CubeIDE with the latest STM32Cube firmware package. Create a project targeting the STM32U5 and verify basic functionality (blink LED, serial output). For CMSIS-NN, clone the framework repository and add it as a library dependency. Ensure the toolchain supports C++11 or later for the ML runtime.
- 2
Collect camera training data
Connect a camera module (e.g., OV2640 via DVP/SPI) to the STM32U5. Write a data logging sketch that captures camera readings at the target sample rate and outputs via serial/SD card. Collect 1000+ labeled samples across all classes. Capture images at the model input resolution (96×96 or lower).
- 3
Train model and prepare for CMSIS-NN deployment
Train a quantized MobileNet-SSD or YOLO-Tiny in TensorFlow/Keras. Apply int8 post-training quantization via the TFLite converter — this is essential for CMSIS-NN's optimized kernels. The quantized model should be under 250 KB. Use tflite_micro's CMSIS-NN delegate to automatically route operations to optimized ARM kernels on the STM32U5's cortex-m33 core.
- 4
Deploy and validate on STM32U5
Include the CMSIS-NN runtime and compiled model in your STMicroelectronics project. Allocate a tensor arena of 375-625 KB in a static buffer. Run inference on live camera data and compare predictions against your test set. Log results to serial for desktop validation. Measure inference latency and peak RAM usage to verify they meet application requirements.
Alternatives
STM32H7 with CMSIS-NN
STMicroelectronics cortex-m7 at 480 MHz with 1024 KB SRAM. $8-20 per chip. Compared to STM32U5: faster clock. Excellent rated.
i.MX RT1062 with CMSIS-NN
NXP cortex-m7 at 600 MHz with 1024 KB SRAM. $6-12 per chip. Compared to STM32U5: faster clock. Excellent rated.
STM32F7 with CMSIS-NN
STMicroelectronics cortex-m7 at 216 MHz with 512 KB SRAM. $8-15 per chip. Compared to STM32U5: less RAM but lower cost. Good rated.
Explore More
FAQ
- Can STM32U5 run object detection inference in real time?
- The STM32U5 runs at 160 MHz with DSP acceleration. Whether this enables real-time object detection depends on your specific model architecture and acceptable latency. A 250 KB int8 model is a reasonable target for this hardware class. Larger models may require duty-cycled inference or model optimization (pruning, distillation). Benchmark your specific model on hardware to validate timing.
- What is the power consumption for object detection on STM32U5?
- Power consumption during inference depends on clock configuration, active peripherals, and duty cycle. Consult the STM32U5 datasheet for detailed power profiles at 160 MHz. For battery-powered object detection, use duty cycling: run inference at intervals and enter low-power sleep mode between cycles. Profile your specific workload to estimate battery life accurately.
- What camera resolution works for object detection on STM32U5?
- On-device object detection models typically use 96×96 or 128×128 pixel grayscale input. The STM32U5's 786 KB SRAM constrains this: a 96×96 grayscale frame is ~9 KB, while 128×128 RGB would need ~49 KB. Without a native camera interface, use an SPI camera module (e.g., ArduCAM Mini) with reduced frame rates. Always downsample in firmware before inference.
Orchestrate Vision AI Agents with ForestHub
Run detection on-device; ForestHub on your Linux edge gateway orchestrates the agents, ingests results over MQTT, and acts on the line — a deterministic, auditable graph.
Get Started Free